Compact multi-channel radiation detectors rely on low noise front-end application specific integrated circuits (ASICs) to achieve high spectral resolution. Here, a new ASIC developed to readout virtual Frisch-grid cadmium zinc telluride (VFG CZT) detectors for gamma ray spectroscopy is presented.
Introduction
The demand for compact, high resolution and low power multi-channel radiation detection systems to explore the frontier of nuclear science brings together a group of stakeholders with application interest in security, medicine, industry, geology, space exploration and high energy physics (HEP). At the forefront of the technological innovation space are advances in material science and monolithic application specific integrated circuits (ASICs). We developed an ASIC prototype that was optimized for virtual Frisch-grid cadmium zinc telluride (VFG CZT) sensors. Given the interest in room temperature detectors, we instrumented additional circuitry on the chip to facilitate proof of concept designs with other materials such as Mercuric iodide (HgI 2 ) and thallium bromide (TlBr) sensors.
Gas, liquid, scintillator, and semiconductor sensors have been successfully demonstrated for x-and γ-ray spectroscopy [1] with niche applications based on practical trade-offs between cost, detection efficiency and achievable resolution. High purity germanium (HPGe) has the best energy resolution for sources with closely spaced energy peaks and low energy photons but these sensors must be cooled to temperatures around 130-77 K to yield resolutions down to ≈ 0.3% at 662 keV [2, 3] which constrain their deployment as portable radiation detectors.
Wide bandbap semiconductors such as mercuric iodide (HgI 2 ), thallium bromide (TlBr), and cadmium zinc telluride (CZT) are three attractive room temperature sensor materials with low dark current and high photoelectric cross-section. Polarization and charge trapping degrade the spectral performance of HgI 2 [4] , yet, detectors with single pixel resolution below 1% FWHM at 662 KeV were reported [5] . TlBr is attracting renewed interest for gamma ray spectroscopy [6, 7] as techniques are being developed to address polarization in biased sensors [8, 9, 10, 11, 12] . Single pixel resolution on the order of 1% FWHM at 662 keV was reported at 20
• C where the detector showed stable performance [13, 14] . CZT has become the choice material for room temperature gamma ray detection and spectroscopy [15, 16] . Improvements in growth and characterization techniques are trending towards better spectral performance [17, 18] . For high energy gamma ray spectroscopy, large volume premium CZT crystals are required to achieve good detection efficiency and resolution < 1 % FWHM at 662 keV. Since the yield on large volume premium crystals 3 is impacted by crystal defects, smaller standard crystals are an attractive cost-effective alternative. To improve the resolution of CZT detectors, a number of techniques have been developed [19] . The fraction of the signal contribution due to hole trapping can be measured electronically then subtracted using the coplanar grid (CPG) technique [20, 21] . Alternatively, electrostatic shielding using the small pixel effect 3D position sensing method [22, 23, 24, 25] or the Frisch-ring approach [26, 27, 28, 29, 30, 31] can make the crystal single polarity (a) sensing for improved performance. In a compact multi-channel system that utilizes these capabilities, custom ASICs are required for low noise and low power signal processing. The Virtual Frisch-Grid (VFG) approach incorporated an optimization of the Frisch-ring technique [32, 33, 34, 35] . This economical approach to CZT spectroscopy allows for the development of commensurable large volume detectors by tiling unit bar sensors (up to 40 mm thick) made from standard grade material into large arrays [36] .
To facilitate practical applications of the VFG sensors, an advanced virtual Frisch-grid (AVG) ASIC was developed to independently readout the six electrodes (anode, cathode and four sense pads) associated with each VFG CZT bar sensor as shown in Figure 1 . Each channel in the ASIC performs charge preamplification, high order shaping with configurable baseline (including baseline stabilization), amplitude measurement with corresponding event time extraction, analog data storage and multiplexing. In section 2, the architecture of the ASIC is presented. This is followed by the experimental setup and results in sections 3 and 4. We close the paper with our conclusions and future work in section 5. 
AVG ASIC Architecture

Chip Level Architecture
The first AVG ASIC prototype designed to readout a 3 x 3 array of VFG CZT sensors has 36 anode channels to readout negative charge and 9 cathode channels to readout positive charge with a fixed 250 mV baseline.
This architecture is upgraded to the second AVG ASIC prototype illustrated in Figure 2 with changes to the channel configuration. To accommodate a 4 5 A global logic selects between three modes of operation referred to as write-in, signal acquisition and readout. During write-in, a pseudo serial peripheral interface (pSPI) is used to shift data into the configuration registers from an external data acquisition system (DAQ). The configuration bits set the initial condition for the bias, adjust the digital-to-analog converters (DACs), and program the 52 channels and the test generators. The global bias block establishes the bias voltages and currents while the DACs set the threshold voltages for pulse amplitude discrimination and the output voltage of two test generators. In signal acquisition mode, the embedded generators are used to inject charge into the front-end.
The analog signal from each critical ASIC block can be multiplexed and monitored on a dedicated auxiliary port while running diagnostics or evaluating the chip in-situ. All anode channels are optimized for 3.3 pF of input capacitance while the cathode channels are optimized for 6.3 pF of input capacitance [37] . The ASIC has four programmable gains from 120 mV/fC to 20 mV/fC covering the energy range from 530 KeV to 3.2 MeV in CZT.
Eight programmable shaping times from 250 ns to 12 µs are implemented to add flexibility to the design. The digital interface is low voltage differential signaling (LVDS) with on-chip 100 Ω termination resistors. Whenever a sensor event goes above threshold, the ASIC releases a flag. Subsequent readout by the external DAQ is realized with a token passing scheme. That is, the token controls the switching of the analog multiplexers, so only the channel in which the token resides can put analog data on the respective amplitude and timing ports for analog-to-digital conversion. In addition, a temperature sensor is integrated and its analog data is multiplexed onto the tail of the data stream after the last channel is read. 
Anode and Pad Sensing Channels
A representation of the configurable anode or pad channel is presented in Figure 3 . The signal chain in each of the 48 channels is comprised of a charge preamplifier with pole-zero cancellation, a fifth order shaper with bandgap referenced baseline holder [38] and a pair of extractor (discriminator, peak detector and time-to-amplitude converter) [39, 40, 41] . In anode mode, the total channel gain is configured as 20 mV/fC, 40 mV/fC, 60 mV/fC or 120 mV/fC while in pad sensing mode, the selectable channel gains are 13.3 mV/fC, 26.6 mV/fC, 40 mV/fC and 80 mV/fC.
The input of the charge preamplifier implements a PMOS transistor that is optimized for 3.3 pF total capacitance at a drain bias current of 120 µA [37] . At the optimization point, a gate geometry (W/L) of 310 µm/0. In the second prototype, solving this problem by designing a dedicated channel to process the transient pad signals would almost double the power and the silicon area. This issue is addressed in Figure 5 by adding an analog inverting stage after the shaper and shifting the baseline to 1.2 V when a channel is configured to process pad induced signals with the response shown in Figure 4b . Forty eight of these configurable channels are implemented in the second prototype.
Pulse height discrimination and threshold equalization is realized by two low hysteresis discriminators with 5 bit trims per channel that compensates for baseline dispersions. A pair of peak detector and time-to-amplitude converters (TACs) extracts and store the bi-parametric amplitude and analog timing data corresponding to an event.
Cathode Channel
The chip is designed with four cathode channels that service a modular 4 x 4 array of sensors. Each of the four cathode channels independently processes positive charge from a cathode electrode that is common to a unit 2 x 2 sensor array. A block diagram of the cathode channel is illustrated in Figure 6 . The channel implements a low noise charge preamplifier optimized for 6.3 pF input capacitance, a pulse or ramp test circuit and a feedback network that reset the circuit after each measurement.
The output of the preamplifier is split into two parallel signal processing chains. One signal path measures the event amplitude with selectable channel gain of 20 mV/fC or 60 mV/fC while the other signal path measures the event timing with selectable gain of 27 mV/fC and 162 mV/fC. The amplitudeprocessing branch was similar to the anode channel presented in section 2.2.
The event timing is realized as a fast 3 rd order unipolar shaper which comprises one real pole and a pair of complex conjugate poles with adjustable peaking times of 100 ns, 200 ns, 400 ns, and 800 ns. A band-gap referenced baseline holder prevents baseline drift while a threshold discriminator with 4-bit trimming triggers a programmable time-to-amplitude converter (TAC)
for above threshold events. The trigger from the discriminator initiates a voltage ramp that is sampled by a reference signal from the external DAQ.
The sampled voltage is stored on analog memory inside the TAC for readout.
ASIC Prototype
A micrograph of the second ASIC prototype is shown in Figure 7 . On the left side of the die are 52 input channels that interface with the sensor electrodes. The channels are arranged in four groups of twelve anode/pad 
Experimental Setup
The first prototype of the ASIC was wirebonded to a custom 28 mm x 22 mm carrier board shown in Figure 8 (a) with on board decoupling capacitors and discrete electrostatic discharge protection devices for the cathode channels. On the front of the carrier board were two electrically isolated connectors for digital (top) and analog (bottom) power and signal interface respectively. On the back (Figure 8(b) ) of the board were two connectors that accommodated a detector board which housed a 3 x 3 array of VFG CZT sensors. Similarly, the 52 channel revised prototype was wirebonded to the front of a 45 mm x 45 mm interposer (Figure 8(c) ). The detector was connected to the back of the board (Figure 8(d) ) through a Z-ray connector [47] .
A picture of the external DAQ is shown in Figure 8 (e) with one of two analog motherboards plugged into the assembly. A first prototype carrier board was mounted on the front of an analog motherboard which provides low noise (< 20 µV rms) power and analog-to-digital conversion as depicted by the discrete components on the back of the second motherboard. In the fully assembled system, the two motherboards were read out by an Altera Arria GX FPGA board that supplied system power along with the option for optical fiber, Gigabit Ethernet or USB communication. The system required only two connections to operate. That is, one connection for main power and the other for communication with a computer. During measurements, the system was placed in a slotted aluminum enclosure with thinned walls [48] that formed a Faraday cage around the ASICs and sensors. Similarly, a plot of the same channel's response to 25 fC of injected charge when configured as a pad sensing channel to process induced charge is shown in Figure 11 . In this configuration, the baseline was held at 1.2 V and the measured shaper response to induced transients were bipolar pulses with amplitude swings up to ± 1 V. This was an improvement to [45, 49] [50] . At low shaping time, high gain, and large charge injection, the slope of the pulse is relatively high which is ideal for good threshold crossing. Conversely, as the shaping time increased, the gain decreased and the injected charge decreased, the slope of the pulse decreased accordingly and the timewalk increased.
Experimental Results
The first AVG ASIC prototype (with 36 anode channels and 9 cathode channels) was used to acquire spectra with four groups of VFG CZT sensors Using the conventional 1D (cathode/anode) correction, we reported energy resolutions of 2.8 % at 238 keV and 2.5 % at 662 keV. By applying the 3D correction it was shown that the resolution improved to 1.8 % at 238 keV and 0.9 % at 662 [52, 47] . Even though the leakage current and crystal defects limited the resolution, the results are very encouraging for standard grade CZT crystals that can be tiled to form commensurable large volume radiation detection systems.
Conclusions and Future Work
We demonstrated an ASIC with an electronic noise contribution of less than 100 a at 1 µs shaping time in the 3 MeV energy range of CZT. The biparametric measurement of amplitude and timing in each channel for above threshold incident photon events enabled the 3D correction of the spectra taken with VFG CZT bard sensors. The ASIC demonstrated that resolution less than 1 % FWHM at 662 keV can be obtained from spectral measurements with VFG sensors up to 40 mm thick.
In the current design, the anode test pulse generator was only capable of injecting a maximum charge of 50 fC instead of the desired 100 fC into the anode front-end channels. This issue was attributed to a coarse scaling factor in the charge delivered by the test generator. During the evaluation of the chip, this observation was reproduced in simulation and subsequently solved. The improved layout will be implemented and verified in the next ASIC fabrication.
Further, two other design related issues were observed. First, the anode channels and pad sensing channels shared the same threshold voltage for the respective positive pulse amplitude discriminator. During normal ASIC operation with the VFG sensors, some channels were configured as anodes while others were configured as pad sensing. In both arrangements, the positive pulse amplitude discriminators shared a common threshold DAC.
This created an issue since the baselines for anode channels were ≈ 250 mV while that for the pad sensing channels were ≈ 1.2 V. After careful investigations, it was observed that setting a threshold voltage (about 3σ)
above the noise floor of the 250 mV baseline resulted in normal chip operation.
Under this threshold setting, the pad channels operated as designed but their shaping time had to be greater than or equal to that of the anode shaping time. Likewise, the chip performed as intended as only an anode could trigger a readout.
Second, at threshold voltages about 1 V and higher, the readout was triggered by above threshold events related to the positive pad channel amplitudes but these data sets were identifiable by their timing signatures. It is worth mentioning that a threshold this high on the anode is not practical since low energy events would be completely rejected. To address these two issues, separate DACs will be implemented for anode and pad signal discrimination. In addition, a circuit has been developed to block the flag generated by the pad signal from triggering the readout of the chip. These improvements will be implemented to ensure the full independence of each channel on the ASIC.
